PCM1801 Audio ADC: 7 Checks for 5-V Logic and Startup Silence
PCM1801 Audio ADC: 7 Checks for 5-V Logic and Startup Silence
Plan PCM1801 audio capture with seven checks for both 5-V supplies, receiver tolerance, slave clocks, 16-bit formats and startup validity. This is a documentation-based planning guide, not a report of independent hands-on testing.
1. Do not import the split supply scheme of newer audio ADCs
PCM1801 is a sixteen-bit stereo converter with a single nominal 5-V supply architecture. Both VCC and VDD have recommended operating ranges of 4.5 V to 5.5 V, and their difference must remain within the documented limit. This is not the common arrangement of 5-V analog power with independent 3.3-V digital power. Check board wiring and decoupling carefully, especially when adapting a module or schematic originally intended for PCM1802, PCM1807 or another similar-looking part. Manufacturer documentation.
2. Check logic in both directions before connecting a host
The digital input thresholds are TTL-compatible under the specified conditions, but the digital output is driven from the 5-V domain. A host that can send a valid clock is not necessarily able to tolerate DOUT. Review receiver absolute limits, guaranteed thresholds and power-off behavior, and use suitable level translation when required. Do not treat all I2S pins as interchangeable bidirectional signals. Identify the source and destination of each clock and data connection, then verify levels at the actual receiving pins. Manufacturer documentation.
3. Supply coherent clocks for slave-only operation
PCM1801 operates as a clock slave and supports sampling rates from 4 kHz to 48 kHz. Provide SCKI, BCK and LRCK with documented timing and coherent frequency relationships. Supported system-clock ratios are 256, 384 or 512 times the sample rate; 768 times is not an additional advertised choice. At 48 kHz, a 256-times system clock is 12.288 MHz. Frequency agreement alone is insufficient: inspect duty, jitter, edge timing and continuity at the device instead of relying only on software clock settings. Manufacturer documentation.
4. Match the exact sixteen-bit serial format
FMT low selects sixteen-bit left-justified data, while FMT high selects sixteen-bit I2S. The one-bit alignment distinction matters: a receiver configured for the wrong format can produce plausible but scaled or shifted samples. Frame-length options are also conditional. Thirty-two BCKs per LRCK are supported for left-justified operation, not the documented I2S mode; forty-eight BCKs are tied to a 384-times system clock. Use the timing diagrams to configure the host, not a generic stereo-audio default. Manufacturer documentation.
Newest in the store
5. Treat early clock availability as part of reset
The internal reset circuit uses the system clock. The datasheet requires at least three system-clock cycles before VDD exceeds the typical 4-V reset threshold, followed by 1024 system clocks after that threshold while output remains forced to zero. If effective clock availability cannot be ensured before power-up, the documentation specifies holding FMT low until the reset sequence is complete, then changing it if I2S is required. Review and verify this startup procedure explicitly rather than assuming a later clock automatically reproduces every reset condition. Manufacturer documentation.
6. Wait through the documented post-reset validity interval
After release from reset, digital output becomes valid after 18,436 sample-rate periods. At 48 kHz this is approximately 384 milliseconds, in addition to the reset clock count. This interval differs significantly from the startup figures of several newer PCM18xx devices. Gate capture validity using the documented sequence and stable clocks, not the first nonzero sample or a short arbitrary delay. Preserve a startup-invalid flag in the audio pipeline so silence caused by initialization is not misreported as a measured quiet input. Manufacturer documentation.
7. Validate analog coupling, channel order and capture together
Use the recommended analog input and reference-decoupling circuit, keeping signals within allowed input amplitude and bias conditions. Reference pins are not spare outputs for powering external circuitry. After startup validity is established, apply a bounded low-distortion signal to one channel at a time, confirm channel order and inspect raw sample alignment. The internal high-pass filter means this is not a general-purpose DC measurement converter. Record supply, clock ratios, FMT, host frame settings and discarded startup interval before making any audio-performance claim. Manufacturer documentation.
Related reading: PCM1807 Audio ADC: 7 Checks for SPI Control and Fade Timing.
Catalog note: The exact-part search did not return a matching Epro listing during preparation. Check the current catalog; this guide makes no price, availability or included-accessory claim.